Invention Grant
- Patent Title: Interrupt latency reduction
- Patent Title (中): 中断延迟降低
-
Application No.: US12075632Application Date: 2008-03-12
-
Publication No.: US08769177B1Publication Date: 2014-07-01
- Inventor: David G. Wright
- Applicant: David G. Wright
- Applicant Address: US CA San Jose
- Assignee: Cypress Semiconductor Corporation
- Current Assignee: Cypress Semiconductor Corporation
- Current Assignee Address: US CA San Jose
- Main IPC: G06F13/24
- IPC: G06F13/24 ; G06F1/08

Abstract:
A method in accordance with one embodiment of the invention can include detecting an interrupt request during execution of an instruction by a processor of an integrated circuit. Additionally, a clock signal frequency can be changed that is received by the processor. An interrupt service routine can be executed that corresponds to the interrupt request.
Information query