Invention Grant
US08772830B2 Semiconductor wafer including lattice matched or pseudo-lattice matched buffer and GE layers, and electronic device 失效
包括晶格匹配或伪格匹配缓冲器和GE层的半导体晶片,以及电子器件

Semiconductor wafer including lattice matched or pseudo-lattice matched buffer and GE layers, and electronic device
Abstract:
A high-quality GaAs-type crystal thin film using an inexpensive Si wafer with good thermal release characteristics is achieved. Provided is a semiconductor wafer comprising an Si wafer; an inhibiting layer that is formed on the wafer and that inhibits crystal growth, the inhibiting layer including a covering region that covers a portion of the wafer and an open region that does not cover a portion of the wafer within the covering region; a Ge layer that is crystal-grown in the open region; a buffer layer that is crystal-grown on the Ge layer and is a group 3-5 compound semiconductor layer containing P; and a functional layer that is crystal-grown on the buffer layer. The Ge layer may be formed then annealing with a temperature and duration that enables movement of crystal defects.
Information query
Patent Agency Ranking
0/0