Invention Grant
US08775865B2 Method and apparatus for scrubbing accumulated disturb data errors in an array of SMT MRAM memory cells including rewriting reference bits 有权
用于擦除包括重写参考位在内的SMT MRAM存储器单元阵列中累积的干扰数据错误的方法和装置

  • Patent Title: Method and apparatus for scrubbing accumulated disturb data errors in an array of SMT MRAM memory cells including rewriting reference bits
  • Patent Title (中): 用于擦除包括重写参考位在内的SMT MRAM存储器单元阵列中累积的干扰数据错误的方法和装置
  • Application No.: US13136292
    Application Date: 2011-07-28
  • Publication No.: US08775865B2
    Publication Date: 2014-07-08
  • Inventor: Hsu Kai Yang
  • Applicant: Hsu Kai Yang
  • Applicant Address: US CA Milpitas
  • Assignee: Headway Technologies, Inc.
  • Current Assignee: Headway Technologies, Inc.
  • Current Assignee Address: US CA Milpitas
  • Agency: Saile Ackerman LLC
  • Agent Stephen B. Ackerman
  • Main IPC: G06F11/00
  • IPC: G06F11/00 G06F11/10
Method and apparatus for scrubbing accumulated disturb data errors in an array of SMT MRAM memory cells including rewriting reference bits
Abstract:
A data scrubbing apparatus corrects disturb errors occurring in a memory cell array, such as SMT MRAM cells. The data scrubbing apparatus activates scrubbing of the data and associated error correction bits based on a number of errors corrected, at a power up of the memory cell array, or a programmed time interval. The data scrubbing apparatus may generate an address describing the location of the memory cells to be scrubbed. The data scrubbing apparatus then commands the array of memory cells to write back the corrected data, the associated error correction bits, and reference bits. The data scrubbing apparatus provides a busy indicator externally during a write back of corrected data.
Information query
Patent Agency Ranking
0/0