Invention Grant
US08812886B2 Dynamic utilization of power-down modes in multi-core memory modules
有权
动态利用多核存储器模块中的掉电模式
- Patent Title: Dynamic utilization of power-down modes in multi-core memory modules
- Patent Title (中): 动态利用多核存储器模块中的掉电模式
-
Application No.: US13058067Application Date: 2008-08-13
-
Publication No.: US08812886B2Publication Date: 2014-08-19
- Inventor: Jung Ho Ahn , Norman P. Jouppi , Jacob B. Leverich , Robert S. Schreiber
- Applicant: Jung Ho Ahn , Norman P. Jouppi , Jacob B. Leverich , Robert S. Schreiber
- Applicant Address: US TX Houston
- Assignee: Hewlett-Packard Development Company, L.P.
- Current Assignee: Hewlett-Packard Development Company, L.P.
- Current Assignee Address: US TX Houston
- International Application: PCT/US2008/009735 WO 20080813
- International Announcement: WO2010/019119 WO 20100218
- Main IPC: G06F1/32
- IPC: G06F1/32 ; G06F12/02 ; G06F13/16 ; G11C5/04 ; G11C7/20

Abstract:
Various embodiments of the present invention are directed to methods that enable a memory controller to choose a particular operation mode for virtual memory devices of a memory module based on dynamic program behavior. In one embodiment, a method for determining an operation mode for each virtual memory device of a memory module includes selecting a metric (1001) that provides a standard by which performance and/or energy efficiency of the memory module is optimized during execution of one or more applications on a multicore processor. For each virtual memory device (1005), the method also includes collecting usage information (1006) associated with the virtual memory device over a period of time, determining an operation mode (1007) for the virtual memory device based on the metric and usage information, and entering the virtual memory device into the operation mode (1103, 1105, 1107, 1108).
Public/Granted literature
- US20110138387A1 Dynamic Utilization of Power-Down Modes in Multi-Core Memory Modules Public/Granted day:2011-06-09
Information query