Invention Grant
US08812931B2 Memory system with ECC-unit and further processing arrangement 有权
具有ECC单元和进一步处理布置的存储器系统

Memory system with ECC-unit and further processing arrangement
Abstract:
A memory system including a first memory for storing data and an ECC unit for accessing the first memory and for detecting errors in data retrieved from the first memory, and characterised by an error further processing arrangement operable to process errors detected by the ECC unit, the error further processing arrangement including a second memory for recording information relating to the detected errors. Also described is a method of operation in the memory system.
Public/Granted literature
Information query
Patent Agency Ranking
0/0