Invention Grant
- Patent Title: Capactive load PLL with calibration loop
- Patent Title (中): 带校准回路的负载负载PLL
-
Application No.: US13530136Application Date: 2012-06-22
-
Publication No.: US08816732B2Publication Date: 2014-08-26
- Inventor: Chan-Hong Chern , Tao Wen Chung , Ming-Chieh Huang , Chih-Chang Lin , Tsung-Ching Huang , Fu-Lung Hsueh
- Applicant: Chan-Hong Chern , Tao Wen Chung , Ming-Chieh Huang , Chih-Chang Lin , Tsung-Ching Huang , Fu-Lung Hsueh
- Applicant Address: TW Hsin-Chu
- Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee Address: TW Hsin-Chu
- Agency: Duane Morris LLP
- Agent Jarred Gunther
- Main IPC: H03L7/06
- IPC: H03L7/06

Abstract:
A circuit includes a capacitive-load voltage controlled oscillator having an input configured to receive a first input signal and an output configured to output an oscillating output signal. A calibration circuit is coupled to the voltage controlled oscillator and is configured to output one or more control signals to the capacitive-load voltage controlled oscillator for adjusting a frequency of the oscillating output signal. The calibration circuit is configured to output the one or more control signals in response to a comparison of an input voltage to at least one reference voltage.
Public/Granted literature
- US20130342247A1 CAPACTIVE LOAD PLL WITH CALIBRATION LOOP Public/Granted day:2013-12-26
Information query