A semiconductor memory device includes: a data transfer line coupled with a plurality of memory cell arrays corresponding to an address; an enable signal delayer configured to generate an enable signal by reflecting a delay amount corresponding to the address into an internal command signal corresponding to a column command; and a data exchange block configured to exchange data with the data transfer line in response to the enable signal.