A clock and data recovery circuit includes a phase detector circuit, a charge pump circuit, and a voltage controlled oscillator. The phase detector circuit receives a data signal from an external device and a clock signal from the voltage controlled oscillator and generates a first and a second phase difference signal. The charge pump circuit includes an OR gate receiving on its inputs the first and the second phase difference signals and configured to generate a current if the first and/or second phase difference signal is high.