A scan driving circuit that generates a plurality of scan signals overlapping with each other by h horizontal cycles, that is driven by using (2h+2) clock signals, and that includes a small number of transistors, where h denotes a natural number less than or equal to n−1 and n is an integer greater than “4.”