Invention Grant
US08828869B1 Methods of forming masking layers for use in forming integrated circuit products 有权
形成用于形成集成电路产品的掩模层的方法

Methods of forming masking layers for use in forming integrated circuit products
Abstract:
One illustrative method disclosed herein includes forming a seed layer above a structure, forming a nucleation layer on the seed layer, forming a plurality of spaced-apart, vertically oriented alloy structures that are comprised of materials from the seed layer and the nucleation layer, forming a sacrificial material layer above the nucleation layer and around the alloy structures, performing an etching process to remove the alloy structures and portions of the seed layer so as to thereby define a plurality of openings, forming an initial masking structure in each of the openings, performing an etching process to remove the sacrificial material layer and the nucleation layer so as to thereby expose the structure and define a masking layer comprised of the initial masking structures, and performing at least one process operation on the structure through the masking layer.
Information query
Patent Agency Ranking
0/0