Invention Grant
US08830715B2 Semiconductor memory device including vertical channel transistors 有权
半导体存储器件包括垂直沟道晶体管

Semiconductor memory device including vertical channel transistors
Abstract:
A semiconductor memory device is disclosed. The semiconductor memory device includes a memory array block, a first word line and a second word line. The memory array block includes a plurality of adjacent columns of memory cells, each column of memory cells including a plurality of consecutive memory cells having a plurality of respective consecutive cell transistors that comprise at least a first group of cell transistors and a second group of cell transistors. The first word line is disposed above the plurality of respective consecutive cell transistors and electrically connected to the first group of cell transistors, and the second word line is disposed below the plurality of respective consecutive cell transistors and electrically connected to the second group of cell transistors.
Public/Granted literature
Information query
Patent Agency Ranking
0/0