Invention Grant
- Patent Title: Apparatus and method for runtime integrity verification
- Patent Title (中): 运行时完整性验证的装置和方法
-
Application No.: US12317852Application Date: 2008-12-30
-
Publication No.: US08832454B2Publication Date: 2014-09-09
- Inventor: Hormuzd M. Khosravi , Vincent J. Zimmer , Divya Naidu Kolar Sunder
- Applicant: Hormuzd M. Khosravi , Vincent J. Zimmer , Divya Naidu Kolar Sunder
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Jordan IP Law, LLC
- Main IPC: G06F11/30
- IPC: G06F11/30 ; G06F21/64 ; G06F21/52

Abstract:
In some embodiments, a processor-based system may include at least one processor, at least one memory coupled to the at least one processor, a code block, and code which is executable by the processor-based system to cause the processor-based system to generate integrity information for the code block upon a restart of the processor-based system, securely store the integrity information, and validate the integrity of the code block during a runtime of the processor-based system using the securely stored integrity information. Other embodiments are disclosed and claimed.
Public/Granted literature
- US20100169967A1 Apparatus and method for runtime integrity verification Public/Granted day:2010-07-01
Information query