Invention Grant
US08841953B2 Low clock energy double-edge-triggered flip-flop circuit 有权
低时钟能量双边沿触发触发电路

Low clock energy double-edge-triggered flip-flop circuit
Abstract:
A double-edge-triggered flip-flop circuit and a method for operating the double-edge-trigger flip-flop circuit are provided. Sub-circuits of a flip-flop circuit are coupled to a ground supply and decoupled the sub-circuits from a power supply when a clock signal is asserted. The sub-circuits generate trigger signals including a first pair of signals and a second pair of signals. The first pair of signals is evaluated, levels of the second pair of signals are maintained when the clock signal is asserted, and an output signal is transitioned to equal an input signal based on the trigger signals when the clock signal is asserted.
Public/Granted literature
Information query
Patent Agency Ranking
0/0