Invention Grant
US08846465B2 Integrated circuit with multi recessed shallow trench isolation 有权
集成电路具有多凹槽浅沟槽隔离

Integrated circuit with multi recessed shallow trench isolation
Abstract:
A system and method for forming multi recessed shallow trench isolation structures on substrate of an integrated circuit is provided. An integrated circuit includes a substrate, at least two shallow trench isolation (STI) structures formed in the substrate, an oxide fill disposed in the at least two STI structures, and semiconductor devices disposed on the oxide fill in the at least two STI structures. A first STI structure is formed to a first depth and a second STI structure is formed to a second depth. The oxide fill fills the at least two STI structures, and the first depth and the second depth are based on semiconductor device characteristics of semiconductor devices disposed thereon.
Public/Granted literature
Information query
Patent Agency Ranking
0/0