Invention Grant
US08866525B2 Configurable time delays for equalizing pulse width modulation timing 有权
用于均衡脉宽调制时序的可组态时间延迟

Configurable time delays for equalizing pulse width modulation timing
Abstract:
A plurality of PWM generators have user configurable time delay circuits for each PWM control signal generated therefrom. The time delay circuits are adjusted so that each of the PWM control signals arrive at their associated power transistors at the same time. This may be accomplished by determining a maximum delay time of the PWM control signal that has to traverse the longest propagation time and then setting the delay for that PWM control signal to substantially zero delay. Thereafter, all other delay time settings for the other PWM control signals may be determined by subtracting the propagation time for each of the other PWM control signals from the longest propagation time. Thereby insuring that all of the PWM control signals arrive at their respective power transistor control nodes with substantially the same time relationships as when they left their respective PWM generators.
Information query
Patent Agency Ranking
0/0