Invention Grant
US08867698B2 Counting circuit, delay value quantization circuit, and latency control circuit
有权
计数电路，延迟值量化电路和延时控制电路
- Patent Title: Counting circuit, delay value quantization circuit, and latency control circuit
- Patent Title (中): 计数电路，延迟值量化电路和延时控制电路
-
Application No.: US13620564Application Date: 2012-09-14
-
Publication No.: US08867698B2Publication Date: 2014-10-21
- Inventor: Dae-Han Kwon , Yong-Ju Kim , Jae-Il Kim , Taek-Sang Song
- Applicant: Dae-Han Kwon , Yong-Ju Kim , Jae-Il Kim , Taek-Sang Song
- Applicant Address: KR Gyeonggi-do
- Assignee: SK Hynix Inc.
- Current Assignee: SK Hynix Inc.
- Current Assignee Address: KR Gyeonggi-do
- Agency: IP & T Group LLP
- Priority: KR10-2012-0016494 20120217
- Main IPC: H03K21/38
- IPC: H03K21/38
Abstract:
A counting circuit includes: a clock division unit configured to divide a reference clock signal at a preset division ratio and generate a divided clock signal, a counting unit configured to count the divided clock signal, and a counting control unit configured to enable the counting unit during an enable period corresponding to the division ratio.
Public/Granted literature
- US20130216017A1 COUNTING CIRCUIT, DELAY VALUE QUANTIZATION CIRCUIT, AND LATENCY CONTROL CIRCUIT Public/Granted day:2013-08-22
Information query
