Invention Grant
US08868842B2 Memory system, method of controlling memory system, and information processing apparatus
有权
存储系统，存储器系统的控制方法以及信息处理装置
- Patent Title: Memory system, method of controlling memory system, and information processing apparatus
- Patent Title (中): 存储系统，存储器系统的控制方法以及信息处理装置
-
Application No.: US13063210Application Date: 2009-12-28
-
Publication No.: US08868842B2Publication Date: 2014-10-21
- Inventor: Hirokuni Yano , Ryoichi Kato , Toshikatsu Hida
- Applicant: Hirokuni Yano , Ryoichi Kato , Toshikatsu Hida
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Oblon, Spivak, McClelland, Maier & Neustadt, L.L.P.
- Priority: JP2008-335568 20081227
- International Application: PCT/JP2009/071918 WO 20091228
- International Announcement: WO2010/074352 WO 20100701
- Main IPC: G06F12/00
- IPC: G06F12/00 ; G06F13/00 ; G06F13/28 ; G06F12/12 ; G06F12/08 ; G11C16/10 ; G11C16/04 ; G06F12/02
Abstract:
A WC resource usage is compared with an auto flush (AU) threshold Caf that is smaller than an upper limit Clmt, and when the WC resource usage exceeds the AF threshold Caf, the organizing state of a NAND memory 10 is checked. When the organizing of the NAND memory 10 has proceeded sufficiently, data is flushed from a write cache (WC) 21 to the NAND memory 10 early, so that the response to the subsequent write command is improved.
Public/Granted literature
- US20110238899A1 MEMORY SYSTEM, METHOD OF CONTROLLING MEMORY SYSTEM, AND INFORMATION PROCESSING APPARATUS Public/Granted day:2011-09-29
Information query
