Invention Grant
US08868847B2 Multi-core processor snoop filtering 有权
多核处理器窥探过滤

Multi-core processor snoop filtering
Abstract:
Systems, methods, and devices for reducing snoop traffic in a central processing unit are provided. In accordance with one embodiment, an electronic device includes a central processing unit having a plurality of cores. A cache memory management system may be associated with each core that includes a cache memory device configured to store a plurality of cache lines, a page status table configured to track pages of memory stored in the cache memory device and to indicate a status of each of the tracked pages of memory, and a cache controller configured to determine, upon a cache miss, whether to broadcast a snoop request based at least in part on the status of one of the tracked pages in the page status table.
Public/Granted literature
Information query
Patent Agency Ranking
0/0