Invention Grant
US08868989B2 System for testing error detection circuits 有权
错误检测电路测试系统

System for testing error detection circuits
Abstract:
A system for testing an error detection circuit includes a fault injection unit for operating the error detection circuit in a fault injection mode. A fault is inserted in either of a primary or a redundant processor. Output signals generated by the primary and redundant processors are compared and checked for a mismatch and the error detection circuit outputs a test signal based on the comparison result.
Public/Granted literature
Information query
Patent Agency Ranking
0/0