Invention Grant
US08869147B2 Multi-threaded processor with deferred thread output control 有权
具有延迟线程输出控制的多线程处理器

Multi-threaded processor with deferred thread output control
Abstract:
A multi-threaded processor is provided that internally reorders output threads thereby avoiding the need for an external output reorder buffer. The multi-threaded processor writes its thread results back to an internal memory buffer to guarantee that thread results are outputted in the same order in which the threads are received. A thread scheduler within the multi-threaded processor manages thread ordering control to avoid the need for an external reorder buffer. A compiler for the multi-threaded processor converts instructions that would normally send processed results directly to an external reorder buffer so that the processed thread results are instead sent to the internal memory buffer of the multi-threaded processor.
Public/Granted literature
Information query
Patent Agency Ranking
0/0