Invention Grant
US08877628B2 Methods of forming nano-scale pores, nano-scale electrical contacts, and memory devices including nano-scale electrical contacts, and related structures and devices
有权
形成纳米尺度孔隙,纳米尺度电接点以及包括纳米尺度电接点的存储器件以及相关结构和器件的方法
- Patent Title: Methods of forming nano-scale pores, nano-scale electrical contacts, and memory devices including nano-scale electrical contacts, and related structures and devices
- Patent Title (中): 形成纳米尺度孔隙,纳米尺度电接点以及包括纳米尺度电接点的存储器件以及相关结构和器件的方法
-
Application No.: US13547228Application Date: 2012-07-12
-
Publication No.: US08877628B2Publication Date: 2014-11-04
- Inventor: Jun Liu , Kunal R. Parekh
- Applicant: Jun Liu , Kunal R. Parekh
- Applicant Address: US ID Boise
- Assignee: Micron Technologies, Inc.
- Current Assignee: Micron Technologies, Inc.
- Current Assignee Address: US ID Boise
- Agency: TraskBritt
- Main IPC: H01L21/44
- IPC: H01L21/44

Abstract:
Electrical contacts may be formed by forming dielectric liners along sidewalls of a dielectric structure, forming sacrificial liners over and transverse to the dielectric liners along sidewalls of a sacrificial structure, selectively removing portions of the dielectric liners at intersections of the dielectric liners and sacrificial liners to form pores, and at least partially filling the pores with a conductive material. Nano-scale pores may be formed by similar methods. Bottom electrodes may be formed and electrical contacts may be structurally and electrically coupled to the bottom electrodes to form memory devices. Nano-scale electrical contacts may have a rectangular cross-section of a first width and a second width, each width less than about 20 nm. Memory devices may include bottom electrodes, electrical contacts having a cross-sectional area less than about 150 nm2 over and electrically coupled to the bottom electrodes, and a cell material over the electrical contacts.
Public/Granted literature
Information query
IPC分类: