Invention Grant
US08881082B2 FEC decoder dynamic power optimization 有权
FEC解码器动态功率优化

FEC decoder dynamic power optimization
Abstract:
A computing device is configured to analyze a logic gate design having logic gates. The computing device is configured further to identify logic gates that are affected by toggling activity associated with an input of one or more of the logic gates. The computing device is configured further to replace, within the logic gate design, the identified logic gates with different logic gates that are not affected by the toggling activity; and output a new logic gate design based on replacing the identified logic gates with the different logic gates, the application specific integrated circuit, with the new logic gate design, producing a same output as the application specific integrated circuit with the logic gate design, based on same inputs.
Public/Granted literature
Information query
Patent Agency Ranking
0/0