Invention Grant
US08891383B2 High-speed ethernet transceiver calibration with echo canceller reuse 有权
高速以太网收发器校准与回波消除器重用

High-speed ethernet transceiver calibration with echo canceller reuse
Abstract:
A method of operating a transceiver integrated circuit is disclosed. The method comprises generating test signals directed to testing one or more transceiver parameters. The test signals are transmitted from a digital domain to an analog domain along a transmit path, and looped-back from the transmit path to a receive path. Echo canceller circuitry coupled between the transmit path and the receive path is trained and generates a filtered output representing a metric indicative of the one or more transceiver parameters.
Information query
Patent Agency Ranking
0/0