Invention Grant
US08892823B2 Data bus efficiency via cache line usurpation 有权
数据总线效率通过缓存线篡夺

Data bus efficiency via cache line usurpation
Abstract:
Embodiments of the current invention permit a user to allocate cache memory to main memory more efficiently. The processor or a user allocates the cache memory and associates the cache memory to the main memory location, but suppresses or bypassing reading the main memory data into the cache memory. Some embodiments of the present invention permit the user to specify how many cache lines are allocated at a given time. Further, embodiments of the present invention may initialize the cache memory to a specified pattern. The cache memory may be zeroed or set to some desired pattern, such as all ones. Alternatively, a user may determine the initialization pattern through the processor.
Public/Granted literature
Information query
Patent Agency Ranking
0/0