Invention Grant
US08900959B2 Non-replacement gate nanomesh field effect transistor with pad regions
有权
具有焊盘区域的非替代栅极纳米场效应晶体管
- Patent Title: Non-replacement gate nanomesh field effect transistor with pad regions
- Patent Title (中): 具有焊盘区域的非替代栅极纳米场效应晶体管
-
Application No.: US13796278Application Date: 2013-03-12
-
Publication No.: US08900959B2Publication Date: 2014-12-02
- Inventor: Josephine B. Chang , Paul Chang , Isaac Lauer , Jeffrey W. Sleight
- Applicant: International Business Machines Corporation
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agency: Scully, Scott, Murphy & Presser, P.C.
- Agent Louis J. Percello, Esq.
- Main IPC: H01L21/336
- IPC: H01L21/336 ; H01L21/20 ; H01L29/745 ; H01L29/76 ; H01L29/775 ; H01L29/66

Abstract:
A gate-first processing scheme for forming a nanomesh field effect transistor is provided. An alternating stack of two different semiconductor materials is patterned to include two pad regions and nanowire regions. A semiconductor material is laterally etched selective to another semiconductor material to form a nanomesh including suspended semiconductor nanowires. A stack of a gate dielectric, a gate electrode, and a gate cap dielectric is formed over the nanomesh. A dielectric spacer is formed around the gate electrode. An isotropic etch is employed to remove dielectric materials that are formed in lateral recesses of the patterned alternating stack. A selective epitaxy process can be employed to form a source region and a drain region.
Public/Granted literature
- US20140264276A1 NON-REPLACEMENT GATE NANOMESH FIELD EFFECT TRANSISTOR WITH PAD REGIONS Public/Granted day:2014-09-18
Information query
IPC分类: