Invention Grant
US08901664B2 High-K/metal gate CMOS finFET with improved pFET threshold voltage 有权
高K /金属栅极CMOS finFET,具有改善的pFET阈值电压

High-K/metal gate CMOS finFET with improved pFET threshold voltage
Abstract:
A device and method for fabrication of fin devices for an integrated circuit includes forming fin structures in a semiconductor material of a semiconductor device wherein the semiconductor material is exposed on sidewalls of the fin structures. A donor material is epitaxially deposited on the exposed sidewalls of the fin structures. A condensation process is applied to move the donor material through the sidewalls into the semiconductor material such that accommodation of the donor material causes a strain in the semiconductor material of the fin structures. The donor material is removed, and a field effect transistor is formed from the fin structure.
Public/Granted literature
Information query
Patent Agency Ranking
0/0