Invention Grant
US08902899B2 Input buffered switching device including bypass logic 有权
输入缓冲开关器件包括旁路逻辑

Input buffered switching device including bypass logic
Abstract:
A method includes receiving a first packet at an input of a switching device and determining whether to insert first data associated with the first packet into a normal buffer of the input. The determination of whether to insert first data associated with the first packet into the normal buffer includes determining whether the first output identifier matches a second output identifier corresponding to second data in the normal buffer that is associated with a second packet. The first data is inserted into the normal buffer when the first output identifier matches the second output identifier.
Public/Granted literature
Information query
Patent Agency Ranking
0/0