Invention Grant
US08906595B2 Method for improving resist pattern peeling 有权
改善抗蚀剂图案剥离的方法

Method for improving resist pattern peeling
Abstract:
A method of fabricating a mask is described. The method includes receiving receiving an integrated circuit (IC) design layout that has a first pattern layer including a first feature and has a second pattern layer including a second feature, wherein the first pattern layer and the second pattern layer are spatially related when formed in a substrate such that the first and second features are spaced a first distance between a first edge of the first feature and a second edge of the second feature, modifying the IC design layout by adjusting a dimension of the first feature based on the first distance, and generating a tape-out data from the modified IC design layout for mask making. The method further includes applying a logic operation (LOP) to the IC design layout.
Public/Granted literature
Information query
Patent Agency Ranking
0/0