Invention Grant
US08927387B2 Robust isolation for thin-box ETSOI MOSFETS 有权
薄型ETSOI MOSFET的强大隔离性

Robust isolation for thin-box ETSOI MOSFETS
Abstract:
A thin BOX ETSOI device with robust isolation and method of manufacturing. The method includes providing a wafer with at least a pad layer overlying a first semiconductor layer overlying an oxide layer overlying a second semiconductor layer, wherein the first semiconductor layer has a thickness of 10 nm or less. The process continues with etching a shallow trench into the wafer, extending partially into the second semiconductor layer and forming first spacers on the sidewalls of said shallow trench. After spacer formation, the process continues by etching an area directly below and between the first spacers, exposing the underside of the first spacers, forming second spacers covering all exposed portions of the first spacers, wherein the pad oxide layer is removed, and forming a gate structure over the first semiconductor wafer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0