Invention Grant
US08928037B2 Heterostructure power transistor with AlSiN passivation layer 有权
具有AlSiN钝化层的异质结构功率晶体管

Heterostructure power transistor with AlSiN passivation layer
Abstract:
A heterostructure semiconductor device includes a first active layer and a second active layer disposed on the first active layer. A two-dimensional electron gas layer is formed between the first and second active layers. An AlSiN passivation layer is disposed on the second active layer. First and second ohmic contacts electrically connect to the second active layer. The first and second ohmic contacts are laterally spaced-apart, with a gate being disposed between the first and second ohmic contacts.
Public/Granted literature
Information query
Patent Agency Ranking
0/0