Invention Grant
US08928064B2 Gate stack of boron semiconductor alloy, polysilicon and high-K gate dielectric for low voltage applications 有权
硼半导体合金的栅堆叠,用于低电压应用的多晶硅和高K栅极电介质

Gate stack of boron semiconductor alloy, polysilicon and high-K gate dielectric for low voltage applications
Abstract:
A method of forming a gate structure for a semiconductor device that includes forming a non-stoichiometric high-k gate dielectric layer on a semiconductor substrate, wherein an oxide containing interfacial layer can be present between the non-stoichiometric high-k gate dielectric layer and the semiconductor substrate. At least one gate conductor layer may be formed on the non-stoichiometric high-k gate dielectric layer. The at least one gate conductor layer comprises a boron semiconductor alloy layer. An anneal process is applied, wherein during the anneal process the non-stoichiometric high-k gate dielectric layer removes oxide material from the oxide containing interfacial layer. The oxide containing interfacial layer is thinned by removing the oxide material during the anneal process.
Information query
Patent Agency Ranking
0/0