Invention Grant
US08928398B2 Differential analog signal processing stage with reduced even order harmonic distortion 有权
差分模拟信号处理级减少偶次谐波失真

Differential analog signal processing stage with reduced even order harmonic distortion
Abstract:
The even order harmonic distortion in a differential circuit is reduced or eliminated by treating the amplitude and phase mismatch sources that cause the distortion as impedance mismatches, and utilizing switched resistor circuitry that adjusts the load resistance to reduce the effects of the amplitude mismatch sources, and switched capacitor circuitry that adds shunt capacitance to reduce the effects of the phase mismatch sources.
Information query
Patent Agency Ranking
0/0