Invention Grant
US08929422B2 Clock distribution architecture for dual integrated core engine transceiver for use in radio system
有权
用于无线电系统的双集成核心引擎收发器的时钟分配架构
- Patent Title: Clock distribution architecture for dual integrated core engine transceiver for use in radio system
- Patent Title (中): 用于无线电系统的双集成核心引擎收发器的时钟分配架构
-
Application No.: US13465269Application Date: 2012-05-07
-
Publication No.: US08929422B2Publication Date: 2015-01-06
- Inventor: Boris Radovcic , Michael S. Vogas
- Applicant: Boris Radovcic , Michael S. Vogas
- Applicant Address: US NH Nashua
- Assignee: BAE Systems Information and Electronic Systems Integration Inc.
- Current Assignee: BAE Systems Information and Electronic Systems Integration Inc.
- Current Assignee Address: US NH Nashua
- Agent Daniel J. Long
- Main IPC: H04B13/02
- IPC: H04B13/02 ; H04L7/00

Abstract:
A method and apparatus of minimizing corruption of a reference clock to a RF circuitry in a radio system is disclosed. A DICE-T receives a reference clock in a Low Voltage Differential Signal (LVDS) format from a GVA. The DICE-T personality card converts the reference clock signal into an analog signal. The analog signal is supplied to the Core Engine RF card and the LVDS format signal is supplied to the Core Engine modem for local clocking. The Core Engine RF feeds the analog signal into a programmable phase locked loop chip to generate all the clocks required for RF processing. The analog signal is also used to provide the clocks to the ADC and DAC of core engine modem. By routing the reference clock directly to the RF card then deriving the modem clocks, the phase noise of the reference clock is reduced.
Public/Granted literature
- US20120287977A1 CLOCK DISTRIBUTION ARCHITECTURE FOR DUAL INTEGRATED CORE ENGINE TRANSCEIVER FOR USE IN RADIO SYSTEM Public/Granted day:2012-11-15
Information query