Invention Grant
- Patent Title: Random number generation circuit
- Patent Title (中): 随机数生成电路
-
Application No.: US13428150Application Date: 2012-03-23
-
Publication No.: US08930428B2Publication Date: 2015-01-06
- Inventor: Shinichi Yasuda , Kazutaka Ikegami
- Applicant: Shinichi Yasuda , Kazutaka Ikegami
- Applicant Address: JP Minato-ku, Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Minato-ku, Tokyo
- Agency: Ohlandt, Greeley, Ruggiero & Perle, L.L.P.
- Main IPC: G06F7/58
- IPC: G06F7/58 ; H03K3/84

Abstract:
According to one embodiment, a random number generation circuit includes an oscillation circuit and a holding circuit. The oscillation circuit has an amplifier array and a high-noise circuit. Amplifiers are connected in series in the amplifier array, and the amplifier array has a terminal between neighboring amplifiers. The high-noise circuit is inserted between other neighboring amplifiers in the amplifier array, and the high-noise circuit generates noise required to generate jitter in an oscillation signal from the amplifier array. The holding circuit outputs, as a random number, the oscillation signal held according to a clock signal.
Public/Granted literature
- US20120221616A1 RANDOM NUMBER GENERATION CIRCUIT Public/Granted day:2012-08-30
Information query