Invention Grant
US08930752B2 Scheduler for multiprocessor system switch with selective pairing 有权
具有选择性配对的多处理器系统切换调度程序

Scheduler for multiprocessor system switch with selective pairing
Abstract:
System, method and computer program product for scheduling threads in a multiprocessing system with selective pairing of processor cores for increased processing reliability. A selective pairing facility is provided that selectively connects, i.e., pairs, multiple microprocessor or processor cores to provide one highly reliable thread (or thread group). The method configures the selective pairing facility to use checking provide one highly reliable thread for high-reliability and allocate threads to corresponding processor cores indicating need for hardware checking. The method configures the selective pairing facility to provide multiple independent cores and allocate threads to corresponding processor cores indicating inherent resilience.
Public/Granted literature
Information query
Patent Agency Ranking
0/0