Invention Grant
- Patent Title: Multi-threaded processing with hardware accelerators
- Patent Title (中): 使用硬件加速器进行多线程处理
-
Application No.: US13474114Application Date: 2012-05-17
-
Publication No.: US08949838B2Publication Date: 2015-02-03
- Inventor: Deepak Mital , William Burroughs , Eran Dosh , Eyal Rosin
- Applicant: Deepak Mital , William Burroughs , Eran Dosh , Eyal Rosin
- Applicant Address: US CA Milpitas
- Assignee: LSI Corporation
- Current Assignee: LSI Corporation
- Current Assignee Address: US CA Milpitas
- Agency: Smith Risley Tempel Santos LLC
- Agent Daniel J. Santos
- Main IPC: G06F9/46
- IPC: G06F9/46 ; G06F9/48 ; G06F9/30 ; G06F9/38 ; H04L12/933 ; H04L12/931 ; H04L12/851

Abstract:
Described embodiments process multiple threads of commands in a network processor. One or more tasks are generated corresponding to each received packet, and the tasks are provided to a packet processor module (MPP). A scheduler associates each received task with a command flow. A thread updater writes state data corresponding to the flow to a context memory. The scheduler determines an order of processing of the command flows. When a processing thread of a multi-thread processor is available, the thread updater loads, from the context memory, state data for at least one scheduled flow to one of the multi-thread processors. The multi-thread processor processes a next command of the flow based on the loaded state data. If the processed command requires operation of a co-processor module, the multi-thread processor sends a co-processor request and switches command processing from the first flow to a second flow.
Public/Granted literature
- US20120230341A1 MULTI-THREADED PROCESSING WITH HARDWARE ACCELERATORS Public/Granted day:2012-09-13
Information query