Invention Grant
US08953396B2 NAND interface 有权
NAND接口

NAND interface
Abstract:
A NAND interface having a reduced pin count configuration, in which all command and address functions and operations of the NAND are provided serially on a single serial command and address pin, and data is transmitted over data pins in response to commands and addresses received on the serial command and address pin.
Public/Granted literature
Information query
Patent Agency Ranking
0/0