Invention Grant
US08969953B2 Method of forming a self-aligned charge balanced power DMOS 有权
形成自对准电荷平衡功率DMOS的方法

Method of forming a self-aligned charge balanced power DMOS
Abstract:
Self-aligned charge balanced semiconductor devices and methods for forming such devices are disclosed. One or more planar gates are formed over a semiconductor substrate of a first conductivity type. One or more deep trenches are etched in the semiconductor self-aligned to the planar gates. The trenches are filled with a semiconductor material of a second conductivity type such that the deep trenches are charge balanced with the adjacent regions of the semiconductor substrate Source and body regions are formed by implanting dopants onto the filled trenches. This process can form self-aligned charge balanced devices with a cell pitch less than 12 microns.
Public/Granted literature
Information query
Patent Agency Ranking
0/0