Invention Grant
US08975570B2 CMOS time delay and integration image sensor 有权
CMOS时间延迟和集成图像传感器

CMOS time delay and integration image sensor
Abstract:
A CMOS time delay and integration image sensor is disclosed having analog sampling stages coupled to the column bus that correspond to a pixel in the column. The analog sampling stages have a first memory element that stores the pixels reset level signal and a second memory element that stores an output signal of a previous analog sampling stage in the column. The analog sampling stage integrates the signal of the previous analog sampling stage with the sampled photosignal of the corresponding pixel and subtracts the reset level. The analog sampling stage architecture provides global shuttering and correlated double sampling and only requires a single analog to digital conversion for each TDI line time.
Public/Granted literature
Information query
Patent Agency Ranking
0/0