Invention Grant
US08977944B2 DRAM address protection 有权
DRAM地址保护

DRAM address protection
Abstract:
In one embodiment, a system includes a memory, and a memory controller coupled to the memory via an address bus, a data bus, and an error code bus. The memory stores data at an address and stores an error code at the address. The error code is generated based on a function of the corresponding data and address.
Public/Granted literature
Information query
Patent Agency Ranking
0/0