Invention Grant
US08990667B2 Error check and correction circuit, method, and memory device 有权
错误检查和纠正电路,方法和存储器件

Error check and correction circuit, method, and memory device
Abstract:
An error check and correction method employs a circuit which includes a data storage unit configured to store a data string; a syndrome calculation unit configured to calculate a syndrome from the data string; an error coefficient calculation unit configured to calculate coefficients of an error location search equation using the syndrome; a latch unit configured to store the coefficients; a substitution value calculation unit configured to calculate a substitution value using the coefficients stored in the latch unit and an address; a Chien search unit configured to output an error detection signal indicating for each bit of the data string whether an error exists, in response to a result obtained by substituting the substitution value in the error location search equation; and an error correction unit configured to correct the error in response to the error detection signal indicating that the error exists.
Public/Granted literature
Information query
Patent Agency Ranking
0/0