Invention Grant
- Patent Title: Focal plane array periphery through-vias for read out integrated circuit
- Patent Title (中): 焦平面阵列外围通孔用于读出集成电路
-
Application No.: US13836872Application Date: 2013-03-15
-
Publication No.: US09000344B2Publication Date: 2015-04-07
- Inventor: Peter E. Dixon
- Applicant: Sensors Unlimited, Inc.
- Applicant Address: US NJ Princeton
- Assignee: Sensors Unlimited, Inc.
- Current Assignee: Sensors Unlimited, Inc.
- Current Assignee Address: US NJ Princeton
- Agency: Cantor Colburn LLP
- Main IPC: H01L27/146
- IPC: H01L27/146

Abstract:
A focal plane array (FPA) including a photodiode array (PDA) and a read out integrated circuit (ROIC). The PDA can include a plurality of conductive through-vias extending through the PDA and electrically isolated from the PDA. The plurality of conductive through-vias can be electrically coupled to circuitry on the ROIC circuit side. The plurality of conductive through-vias can include I/O interconnects such as BGA or other flip-chip bump interconnects that replace conventional wire bond connections, thereby reducing area requirements for bond pads on the ROIC and providing full area coverage of the ROIC circuitry by the PDA bulk material. Embodiments may therefore eliminate wire bonds using bonding to a plurality of metal traces for routing of these interconnects. In an embodiment, an optically transparent lid can include a plurality traces electrically coupled to the plurality of conductive through-vias.
Public/Granted literature
- US20140263954A1 FOCAL PLANE ARRAY PERIPHERY THROUGH-VIAS FOR READ OUT INTEGRATED CIRCUIT Public/Granted day:2014-09-18
Information query
IPC分类: