Invention Grant
US09015522B2 Implementing DRAM failure scenarios mitigation by using buffer techniques delaying usage of RAS features in computer systems 有权
通过使用延迟RAS功能在计算机系统中使用的缓冲技术实现DRAM故障场景缓解

Implementing DRAM failure scenarios mitigation by using buffer techniques delaying usage of RAS features in computer systems
Abstract:
A method, system and computer program product are provided for implementing dynamic random access memory (DRAM) failure scenarios mitigation using buffer techniques delaying usage of RAS features in computer systems. A buffer is provided with a memory controller. Physical address data read/write failures are analyzed. Responsive to identifying predefined failure types for physical address data read/write failures, the buffer is used to selectively store and retrieve data.
Information query
Patent Agency Ranking
0/0