Invention Grant
- Patent Title: Memory device and method with on-board cache system for facilitating interface with multiple processors, and computer system using same
-
Application No.: US12902043Application Date: 2010-10-11
-
Publication No.: US09021176B2Publication Date: 2015-04-28
- Inventor: David Resnick
- Applicant: David Resnick
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Dorsey & Whitney LLP
- Main IPC: G06F12/00
- IPC: G06F12/00 ; G06F12/08
Abstract:
A memory device includes an on-board cache system that facilitates the ability of the memory device to interface with a plurality of processors operating in a parallel processing manner. The cache system operates in a manner that can be transparent to a memory controller to which the memory device is connected. Alternatively, the memory controller can control the operation of the cache system.
Public/Granted literature
Information query
