Invention Grant
US09025398B2 Metallization scheme for integrated circuit 有权
集成电路金属化方案

Metallization scheme for integrated circuit
Abstract:
For multi-level interconnect metallization, each metal level maintains a parallel line arrangement within a region, and the lines of each adjacent metal level are orthogonal or otherwise cross with one another. Vertical shunting among levels for routing in different directions employs short paddles that stay within the parallel scheme, and multiple paddles within a region at the same metal level can be co-linear. Parallel lines in the same metal level can be rotated with respect to one another in adjacent regions, for example to better interface with driver circuitry with orthogonal orientations in the different regions.
Public/Granted literature
Information query
Patent Agency Ranking
0/0