Invention Grant
US09037833B2 High performance computing (HPC) node having a plurality of switch coupled processors
有权
具有多个交换耦合处理器的高性能计算（HPC）节点
- Patent Title: High performance computing (HPC) node having a plurality of switch coupled processors
- Patent Title (中): 具有多个交换耦合处理器的高性能计算（HPC）节点
-
Application No.: US13712451Application Date: 2012-12-12
-
Publication No.: US09037833B2Publication Date: 2015-05-19
- Inventor: James D. Ballew , Gary R. Early
- Applicant: Raytheon Company
- Applicant Address: US MA Waltham
- Assignee: RAYTHEON COMPANY
- Current Assignee: RAYTHEON COMPANY
- Current Assignee Address: US MA Waltham
- Agency: Cantor Colburn LLP
- Main IPC: G06F15/80
- IPC: G06F15/80 ; G06F9/50
Abstract:
A High Performance Computing (HPC) node comprises a motherboard, a switch comprising eight or more ports integrated on the motherboard, and at least two processors operable to execute an HPC job, with each processor communicably coupled to the integrated switch and integrated on the motherboard.
Public/Granted literature
- US20130103929A1 COUPLING PROCESSORS TO EACH OTHER FOR HIGH PERFORMANCE COMPUTING (HPC) Public/Granted day:2013-04-25
Information query
