Invention Grant
US09043586B2 Memory training results corresponding to a plurality of memory modules
有权
对应于多个存储器模块的存储器训练结果
- Patent Title: Memory training results corresponding to a plurality of memory modules
- Patent Title (中): 对应于多个存储器模块的存储器训练结果
-
Application No.: US13332092Application Date: 2011-12-20
-
Publication No.: US09043586B2Publication Date: 2015-05-26
- Inventor: William H. Cox, Jr. , Jimmy G. Foster, Sr. , Sumeet Kochar , Ivan R. Zapata
- Applicant: William H. Cox, Jr. , Jimmy G. Foster, Sr. , Sumeet Kochar , Ivan R. Zapata
- Applicant Address: SG Singapore
- Assignee: Lenovo Enterprise Solutions (Singapore) Pte. Ltd.
- Current Assignee: Lenovo Enterprise Solutions (Singapore) Pte. Ltd.
- Current Assignee Address: SG Singapore
- Agency: Biggers Kennedy Lenart Spraggins LLP
- Agent Edward J. Lenart; Katherine S. Brown
- Main IPC: G06F9/00
- IPC: G06F9/00 ; G06F13/00 ; G06F12/06

Abstract:
Methods, apparatuses, and computer program products for improving memory training results corresponding to a plurality of memory modules are provided. Embodiments include detecting a hardware configuration change upon initiating a boot sequence of a system that includes the plurality of memory modules; generating for a plurality of training iterations, reference training values corresponding to aligning of a data strobe (DQS) signal with a data valid window of data (DQ) lines of the plurality of memory modules; identifying for each training iteration, any outer values within the reference training values generated for that training iteration; eliminating the identified outer values from the reference training values; generating a final reference training value based on an average of the remaining reference training values; and using the final reference training value as the DQ-DQS timing value for the boot sequence of the system.
Public/Granted literature
- US20130159687A1 Memory Training Results Corresponding To A Plurality Of Memory Modules Public/Granted day:2013-06-20
Information query