Invention Grant
- Patent Title: Multiple access test architecture for memory storage devices
- Patent Title (中): 存储设备的多路访问测试体系结构
-
Application No.: US12503000Application Date: 2009-07-14
-
Publication No.: US09047987B2Publication Date: 2015-06-02
- Inventor: Peter Arthur Schade
- Applicant: Peter Arthur Schade
- Applicant Address: US CA Milpitas
- Assignee: INTERNATIONAL MICROSYSTEMS, INC.
- Current Assignee: INTERNATIONAL MICROSYSTEMS, INC.
- Current Assignee Address: US CA Milpitas
- Agency: Sawyer Law Group, P.C.
- Main IPC: G11C29/08
- IPC: G11C29/08 ; G06F13/10 ; G11C29/56

Abstract:
A new architecture for use with computer memory storage devices is disclosed that provides means by which a memory storage device may be accessed both as standard archive file device as well as in any unique physical and native command set modes supported by the device. A system architecture for accessing a memory storage device that provides access to the storage device via a standard memory storage method while alternatively providing direct access to the full physical and functional capabilities of the storage device. The system architecture has four main elements. Firstly, a central processing system which acts as the user interface and controls access to all attached peripheral functions. Secondly, an electronic bridge connected on one side to the central processing system via a standard I/O channel and on the other side to the memory device through a memory bridge presenting the memory device to the central processing system as a standard memory peripheral. Thirdly, a second processing unit which on one side is connected to the central processing system and on the other side is connected to the memory storage device via the multiplexer thus providing the second processing unit direct access to the memory storage device. And finally, the multiplexer that can connect either the electronic memory bridge or the second processing system to the memory storage device.
Public/Granted literature
- US20100023818A1 MULTIPLE ACCESS TEST ARCHITECTURE FOR MEMORY STORAGE DEVICES Public/Granted day:2010-01-28
Information query