Invention Grant
US09048136B2 SRAM cell with individual electrical device threshold control 有权
具有独立电气设备阈值控制的SRAM单元

SRAM cell with individual electrical device threshold control
Abstract:
A static random access memory cell is provided formed in a silicon layer over a buried oxide layer on a substrate and including first and second inverters each having a pull-up and pull-down transistor configured to form a cell node. Each of the pull-down transistors of the first and second inverters are formed over first regions below the buried oxide layer with the first regions having a first doping level forming first backgates for the pull-down transistors. A pair of passgate transistors respectively couples to the cell nodes of the first and second inverters and each are formed over second regions below the buried oxide layer with the second regions having a second doping level forming second backgates for the passgate transistors. Active bias circuitry applies potentials to the first and second backgates during read, standby and write operations of the static random access memory cell.
Public/Granted literature
Information query
Patent Agency Ranking
0/0