Invention Grant
US09054500B2 Integrated micro-plasma limiter 有权
集成微型等离子体限制器

Integrated micro-plasma limiter
Abstract:
A plasma power limiter fabricated using wafer-level fabrication techniques with other circuit elements. The plasma limiter includes a signal substrate and a trigger substrate defining a hermetically sealed cavity therebetween in which is encapsulated an ionizable gas. The signal substrate includes a signal line within the cavity and the trigger substrate includes at least one trigger probe extending from the trigger substrate towards the transmission line. If a signal propagating on the transmission line exceeds a power threshold, the gas within the cavity is ionized creating a conduction path between the transmission line and the trigger probe that draws off the high power current.
Public/Granted literature
Information query
Patent Agency Ranking
0/0